A New Modulation Method to Reduce Common-Mode Voltages in Multilevel Inverters

José Rodríguez, Senior Member, IEEE, Jorge Pontt, Member, IEEE, Pablo Correa, Patricio Cortés, and César Silva, Member, IEEE

Abstract—This paper proposes a new modulation strategy for multilevel inverters, which selects voltage vectors that generate zero common-mode voltage in the load, working at low switching frequency. Experimental results confirm that the method is highly effective and simple to implement in a modern microprocessor. The voltage distortion (total harmonic distortion), the number of commutations, and the linearity are also studied. Finally, it is concluded that the proposed strategy is highly suited for inverters with a high number of levels.

Index Terms—Common-mode voltage, multilevel converter, multilevel inverter, space vector.

I. INTRODUCTION

T HE problem of common-mode voltage generation in inverter-fed ac machines has been extensively studied in the last number of years [1]–[3]. It has been shown that in medium-voltage adjustable-speed drive applications, which are associated with critical processes, the common-mode voltage is an important issue to consider [2], [4].

Common-mode voltages are associated to shaft voltages and circulating leakage currents through parasitic capacitances between the motor windings, the rotor, and the frame. The amplitude and number of these current spikes is determined by the dv/dt and the number of commutations present in the commonmode voltage. These current spikes can cause premature motor bearings failures and electromagnetic interference (EMI) [3]. Some solutions are based on additional hardware, like filters [2], [5], and other methods based on more advanced modulation strategies which avoid the generation of common-mode voltages are applicable in the area of multilevel inverters [4], [6]. However, these methods work with high switching frequency.

The principle of only zero common-mode switching states application is also exploited in the work presented here. In addition, the modulation technique used is characterized by a low switching frequency, witch also helps to reduce the common-mode current spikes problem. This modulation has been presented previously by the authors in [7], where a

The authors are with the Departamento de Electrónica, Universidad Técnica Federico Santa María, Valparaíso, Chile (e-mail: jrp@elo.utfsm.cl).

Digital Object Identifier 10.1109/TIE.2004.831735



Fig. 1. Power circuit of the cascade multilevel (CML) inverter.

multilevel inverter has been shown to operate with almost fundamental switching frequency, maintaining good quality voltage and current waveforms. Here, the imposition of zero common-mode voltage is added to the modulation technique, effectively reducing the number of possible switching states available. Nevertheless, it will be shown that, for multilevel inverters of a high number of levels (seven or higher), the reduction on the switching states does not affect significantly the quality of the resulting line currents while successfully eliminating the common-mode voltages.

This paper presents a control method, for high-level multilevel inverters, based on the space-vector theory, which completely eliminates common-mode voltages. The following sections of the paper present the modulation algorithm and experimental results obtained with seven-level and 11-level inverters.

II. POWER CIRCUIT TOPOLOGY

Fig. 1 presents a general diagram for the power circuit of a multilevel inverter, which is applied in medium-voltage drives.

Manuscript received September 29, 2002; revised November 18, 2003. Abstract published on the Internet May 20, 2004. This work was supported by the Chilean Fund CONICYT under Grant 1030368 and by the Universidad Técnica Federico Santa María. This paper was presented at the 10th International Power Electronics and Motion Control Conference (EPE-PEMC 2002), Cavtat and Dubrovnik, Croatia, September 9–11, 2002.



Fig. 2. Power circuit of a single cell.

Each cell is composed of a noncontrolled three-phase diode rectifier and a single phase H-type inverter, as shown in Fig. 2. Each single-phase inverter generates an output voltage with three possible values: +Vcc, 0, and -Vcc.

III. COMMON-MODE VOLTAGE GENERATION IN VECTOR MODULATION SCHEMES

Three-phase inverter output voltages can be represented by a space vector in a x-y plane using the following transformation:

$$\boldsymbol{v} = v_x + j \cdot v_y = \frac{2}{3} \cdot (v_{AN} + \boldsymbol{a} \cdot v_{BN} + \boldsymbol{a}^2 \cdot v_{CN}) \quad (1)$$

where v_{AN} , v_{BN} , and v_{CN} are the voltages of terminals A, B, and C with respect to the neutral N and \boldsymbol{a} is the complex operator

$$\boldsymbol{a} = \frac{-1}{2} + j \cdot \frac{\sqrt{3}}{2}.$$
 (2)

Equation (1) can be expressed as a function of their real and imaginary components

Considering the inverter of Fig. 1 with three cells per phase (seven-level), each phase can generate seven different voltages. Thus, the three-phase inverter has a total of $7 \cdot 7 = 343$ different output voltages v_{AN} , v_{BN} , and v_{CN} . These voltages generate 127 different voltage vectors represented by dots in Fig. 3. The production of space vectors with different combinations of phase voltages is known as redundancy. This redundancy property is due to the existence of zero-sequence components in the phase voltages. For example, voltages $(v_{AN}, v_{BN}, v_{CN}) = (3Vcc, -Vcc, -2Vcc)$ and $(v_{AN}, v_{BN}, v_{CN}) = (2Vcc, -2Vcc, -3Vcc)$ generate the same vector, but the second set of voltages is clearly unbalanced $(v_{AN} + v_{BN} + v_{CN} \neq 0)$.

The common-mode voltage is defined as [1], [4]

$$v_{cm} = \frac{1}{3} \cdot (v_{AN} + v_{BN} + v_{CN}).$$
(4)

Considering this definition, it is possible to find vectors generated by three phase voltages, which produce zero commonmode voltage. These vectors are represented by a dot within a circle in Fig. 3 and are obtained with balanced phase voltages.



Fig. 3. Voltage vectors of a seven-level inverter, including vectors with $v_{cm} = 0$ (\bigcirc).

There are many papers that address this problem using only vectors with zero common-mode voltage for the modulation of the commanded voltage [4], [6], however, none of them have been developed in the context of low commutation frequency. In this paper, the high density of vectors, inherent in multilevel inverters with a high number of levels, is exploited to reduce the number of commutations.

IV. MULTILEVEL SINUSOIDAL PULSEWIDTH MODULATION (MLSPWM)

The classic PWM method based on the comparison between a sinusoidal and carrier signal is commonly used in industrial cascaded inverter topologies [8] and, for this reason, it will be used as a reference to make an assessment with the proposed control strategy.

The MLSPWM method has in one phase C_n cascaded cells with their carriers shifted by an angle $q = 360^{\circ}/2C_n$, being compared with respect to the same reference signal in order to obtain a $2C_n + 1$ -level phase-neutral N output voltage. The resulting load voltage has a sinusoidal multistep PWM waveform shown in Fig. 4, for a seven-level inverter. Fig. 5 shows that this modulation method generates an important amount of commonmode voltages. The high quantity of commutations observed in v_{cm} , which can produce circulating currents through stray capacitances naturally formed in the converter–motor system [3] is especially detrimental.

V. PROPOSED MODULATION ALGORITHM

The main idea of the proposed strategy is to deliver the nearest voltage vector with respect to the reference vector v_{ref} , choosing only among vectors that generate zero common-mode voltage to the load. The use of only those vectors with zero common-mode voltage reduces the density of vectors available to be applied and, therefore, the method is best suited for multilevel inverters with a high number of levels, i.e., seven levels or more. In order



Fig. 4. Seven-level inverter output voltage v_{AN} with MLSPWM (simulation), modulation index m = 0.9.



Fig. 5. Seven-level inverter common-mode voltage v_c with MLSPWM (simulation), modulation index m = 0.9.

to select the appropriate vector with the information of the reference vector, the following simple algorithm has been developed.

Step 1. A transformation is applied to normalize the reference vector $v_{ref} = v_x + jv_y$.

$$\boldsymbol{v'_{ref}} = \frac{v_x}{Vcc} + j \cdot \frac{v_y}{\frac{Vcc}{\sqrt{3}}}.$$
(5)

In addition, the transformation of (5) is applied to the position of the candidate space vectors with $v_{cm} = 0$, converting them in to integer values, as can be seen in Fig. 6.

Step 2. There are two vectors with $v_{cm} = 0$ on the corners of each rectangle on the complex plane. These vectors are named $\boldsymbol{v'_h}$ and $\boldsymbol{v'_l}$ for the shaded rectangle where the reference $\boldsymbol{v'_{ref}}$ belongs to (see Fig. 6). The nearest vector is selected comparing the distances of each candidate vector $\boldsymbol{v'_h}$ and $\boldsymbol{v'_l}$ with respect to $\boldsymbol{v'_{ref}}$, using the following equations:

$$d_{h} = \sqrt{(3 \cdot (\operatorname{Re}(\boldsymbol{v'_{ref}}) - \operatorname{Re}(\boldsymbol{v'_{h}}))^{2} + (\operatorname{Im}(\boldsymbol{v'_{ref}}) - \operatorname{Im}(\boldsymbol{v'_{h}}))^{2})}$$

$$d_{l} = \sqrt{(3 \cdot (\operatorname{Re}(\boldsymbol{v'_{ref}}) - \operatorname{Re}(\boldsymbol{v'_{l}}))^{2} + (\operatorname{Im}(\boldsymbol{v'_{ref}}) - \operatorname{Im}(\boldsymbol{v'_{l}}))^{2})}.$$

$$(7)$$



Fig. 6. Normalized space vectors.



Fig. 7. Control scheme of the proposed strategy.

The decision between $v_h{}'$ or $v_l{}'$ is done by:

if
$$d_h \leq d_l$$
 then $\boldsymbol{v_{sel}} = \boldsymbol{v'_h}$
else $\boldsymbol{v_{sel}} = \boldsymbol{v'_l}.$ (8)

Step 3. An inverse transformation is applied to the selected vector v_{sel} to generate three-phase output voltages with zero common mode voltage. This transformation is given by:

$$v_{AN} = round(\operatorname{Re}(\boldsymbol{v}_{sel}))$$

$$v_{BN} = \frac{(\operatorname{Im}(\boldsymbol{v}_{sel}) - 3 \cdot \operatorname{Re}(\boldsymbol{v}_{sel}))}{2} + v_{AN}$$

$$v_{CN} = \frac{(-\operatorname{Im}(\boldsymbol{v}_{sel}) - 3 \cdot \operatorname{Re}(\boldsymbol{v}_{sel}))}{2} + v_{AN}.$$
(9)

The presented algorithm is summarized in Fig. 7.



Fig. 8. Seven-level inverter with proposed method (experimental, m = 0.9). (a) Output voltage v_{AN} (50 V/div). (b) v_{cm} (10 V/div; time scale: 5 ms/div).



Fig. 9. 11-level inverter with proposed method (experimental, m = 0.9). (a) Output voltage v_{AN} (50 V/div). (b) v_{cm} (10 V/div; time scale: 5 ms/div).

VI. EXPERIMENTAL RESULTS

The modulation strategy was applied in a multicell inverter prototype, with three and five cells in each phase. The 16-bit fixed-point digital signal processor (DSP) controller ADMC331 was employed to transform the reference vector and control the inverter to synthesize the appropriate output voltage. In this hardware implementation, the execution time to generate the output voltage was only 6 μ s.

Fig. 8(a) represents the phase voltage v_{AN} in a seven-level inverter controlled by the proposed method, operating with a modulation index of m = 0.9 and fundamental frequency of 50 Hz. This result has a similar fundamental voltage to the one originated by the MLSPWM method, shown in Fig. 4. It must be noted that the number of commutations in the load voltage in Fig. 8 is drastically reduced with respect to the voltage of Fig. 4. Fig. 8(b) shows that the proposed method effectively eliminates the common-mode voltage in comparison to the values observed in Fig. 5.

Fig. 9 presents experimental results obtained in a 11-level inverter, which has five cells in series connection per phase. The waveform of Fig. 9(a) corresponds to the output voltage v_{AN} with a modulation index of m = 0.9 and an output frequency

of 50 Hz. The resulting voltage is highly sinusoidal and the common-mode voltage is also eliminated.

An 11-level inverter has many more voltage vectors to be selected from than a seven-level inverter. However, the number of calculations involved in the algorithm to select a voltage vector is the same for both inverters and, therefore, the execution time does not increase.

VII. LINEAR RANGE AND THD ANALYSIS

The use of vectors with $v_{cm} = 0$ increases the distance between v_{ref} and the vectors effectively delivered by the inverter. This means an increase in the error of the generated voltage with respect to the reference.

Fig. 10 represents the relationship between the amplitude of the fundamental load voltage a_1 and the modulation index m, which must be linear for a good modulation method. In this paper, the modulation index is defined as

$$m = \frac{|v_{\rm ref}| \cdot \sqrt{3}}{2 \cdot C_n \cdot V cc} \tag{10}$$

where C_n is the cell number in each phase. It can be observed that the proposed method does not have a linear relationship



Fig. 10. Fundamental load voltage (a_1) versus modulation index (m) in a seven-level inverter working with the proposed modulation scheme $(1 \text{ pu} = 6 \cdot V cc/\sqrt{3})$.



Fig. 11. Fundamental load voltage (a1) versus modulation index (m) in an 11-level inverter working with the proposed modulation scheme (1 pu = $10 \cdot Vcc/\sqrt{3}$).

between a_1 and m, which is not desirable. This fact is a natural result of the reduction in the number of available space vectors. This problem is less severe in inverters with a higher number of levels. Fig. 11 shows that an 11-level inverter has a much better relationship between a_1 and m.

Another important aspect to consider in the evaluation of this modulation method is the total harmonic distortion (THD) of the load voltage. Fig. 12 shows that the THD increases with decreasing modulation index m, which is normal for all modulation methods. This figure also shows that this method has a comparable THD with respect to the MLSPWM strategy. The reason for this effect is that the MLSPWM carrier-based method does not fully utilize the nearest available phase voltage with respect to a sinusoidal reference, whereas the vector method does. However, the performance of the carrier-based PWM method is superior considering the harmonic currents. This is a logical



Fig. 12. Load voltage THD comparison in an 11-level inverter for different modulation indexes.

consequence of the low-pass filtering capability of every ac machine drive.

VIII. CONCLUSION

The classical MLSPWM widely used in industry presents a large amount of commutations in the common-mode voltage, consequently producing a large quantity of current spikes.

The new modulation strategy proposed in this paper eliminates common-mode voltages in multilevel inverters, selecting only space voltage vectors with $v_{cm} = 0$, operating with almost fundamental switching frequency. This method has a comparable voltage THD with respect to the MLSPWM, despite the fact that not all possible vectors are used. The reason for this result is that the space-vector control proposed in this paper selects the nearest voltage vector with respect to a reference.

The authors believe that this method is suitable for inverters with seven or more levels, where the high number of vectors ensures a good approximation of the commanded voltage by a zero common-mode voltage vector. Otherwise, the application of the modulation method in a multilevel inverter with a lower number of levels would generate voltages and currents with high levels of distortion.

REFERENCES

- F. Wang, "Motor shaft voltages and bearing currents and their reduction in multi-level medium voltage PWM voltage source inverter drive applications," in *Conf. Rec. IEEE-IAS Annu. Meeting*, 1999, CD-ROM.
- [2] A. von Jouanne, H. Zhang, and A. Wallace, "An evaluation of mitigation techniques for bearing currents, EMI and overvoltages in ASD applications," *IEEE Trans. Ind. Applicat.*, vol. 34, pp. 1113–1121, Sept./Oct. 1998.
- [3] P. J. Link, "Minimizing electric bearing currents in ASD systems," *IEEE Ind. Applicat. Mag.*, vol. 5, pp. 55–66, July/Aug. 1999.
- [4] D. Rendusara, E. Cengelci, P. Enjeti, V. Stefanovic, and W. Gray, "Analysis of common mode voltage -"Neutral shift" in medium voltage PWM adjustable speed drive (MV-ASD) systems," in *Proc. IEEE PESC'99*, 1999, CD-ROM.
- [5] L. Palma, L. Morán, and R. Wallace, "A simple and cost effective solution to reduce motor bearing currents in PWM inverter drives," in *Proc. ISIE 2000*, pp. 425–429.

- [6] H. Zhang, A. von Jouanne, and A. Wallace, "Multilevel inverter modulation schemes to eliminate common-mode voltages," in *Conf. Rec. IEEE-IAS Annu. Meeting*, 1998, CD-ROM.
- [7] J. Rodriguez and P. Correa, "A vector control technique for medium voltage multilevel inverters," in *Proc. IEEE APEC'01*, 2001, CD-ROM.
- [8] P. Hammond, "A new approach to enhance power quality for medium voltage AC drives," *IEEE Trans. Ind. Applicat.*, vol. 33, pp. 202–208, Jan./Feb. 1997.



José Rodríguez (M'81–SM'94) received the Engineer degree from the Universidad Técnica Federico Santa María, Valparaiso, Chile, in 1977 and the Dr.-Ing. degree from the University of Erlangen, Erlangen, Germany, in 1985, both in electrical engineering.

Since 1977, he has been with the University Técnica Federico Santa María, where he is currently Vice Rector of Academic Affairs and a Professor in the Electronics Engineering Department. During his sabbatical leave in 1996, he was responsible

for the Mining Division of Siemens Corporation in Chile. He has extensive consulting experience in the mining industry, especially in the application of large drives like cycloconverter-fed synchronous motors for SAG mills, high-power conveyors, controlled drives for shovels, and power quality issues. His research interests are mainly in the areas of power electronics and electrical drives. Recently, his main research interests have been multilevel inverters and new converter topologies. He has authored or coauthored more than 130 refereed journal and conference papers and contributed to one chapter in the *Power Electronics Handbook* (New York: Academic, 2001).



Jorge Pontt (M'00) received the Engineer and Master degrees in electrical engineering from the Universidad Técnica Federico Santa María (UTFSM), Valparaíso, Chile, in 1977.

Since 1977, he has been a Professor in the Department of Electrical Engineering and Department of Electronic Engineering, UTFSM. He is the coauthor of the software Harmonix used in harmonic studies in electrical systems. He has authored more than 60 international refereed journal and conference papers. He is a Consultant to the mining industry, in partic-

ular, in the design and application of power electronics, drives, instrumentation systems, and power quality issues, with management of more than 80 consulting and R&D projects. He has had scientific stays at the Technische Hochschule Darmstadt (1979–1980), University of Wuppertal (1990), and University of Karlsruhe (2000–2001), all in Germany. He is currently Director of the Center for Semiautogenous Grinding and Electrical Drives at the UTFSM.



Pablo Correa was born in Santiago, Chile, in 1976. He received the Ingeniero Civil Electronico degree and the M.Sc. degree in electrical engineering from the Universidad Técnica Federico Santa María, Valparaíso, Chile, in 2001. He is currently working toward the Doktor-Ingenieur degree at Siegen University, Siegen, Germany.

His research interests include modern microprocessor applications and power electronics.



Patricio Cortés received the Engineer and M.Sc. degrees in electronic engineering from the Universidad Técnica Federico Santa María (UTFSM), Valparaíso, Chile, in 2004.

Since 2000, he has been with the Power Electronics Research Group of the Department of Electronic Engineering, UTFSM.



César Silva (M'04) received the Electronic Eng. degree from the Universidad Técnica Federico Santa María (UTFSM), Valparaíso, Chile, in 1998, and the Ph.D. degree from Nottingham University, Nottingham, U.K., in 2003.

He is currently a Lecturer in the Department of Electronic Engineering, UTFSM. His research interests include sensorless control of ac machines and topologies and modulation techniques for power converters.